

WHAT IS CLAIMED IS:

1. An asynchronous data transmitting apparatus, comprising:
 - a first transmission line having a first delay;
 - a second transmission line having a second delay smaller than 5 the first delay;
 - a third transmission line having a second delay larger than the first delay;
 - a transmitter that includes
 - a first transmitting unit that transmits a data signal
- 10 through the first transmission line, depending on a first clock;
 - a second transmitting unit that transmits a control signal through the second transmission line, depending on the first clock; and
 - a third transmitting unit that transmits the control signal through the third transmission line, depending on the first clock; and
- 15 a receiver that includes
 - a clock generator that generates a second clock from the control signals transmitted through the second and third transmission line, wherein a pulse of the second clock is provided in a period from a first pulse-edge of the control signal transmitted through the third 20 transmission line to a second pulse-edge subsequent to the first pulse edge, the second pulse-edge being of the control signal transmitted through the second transmission line; and
 - a data receiving unit that receives the data signal through the first transmission line, depending on the second clock.

2. The asynchronous data transmitting apparatus according to
claim 1, wherein

the control signal has two binary levels which alternate in each
transmission cycle.

5

3. The asynchronous data transmitting apparatus according to
claim 1, wherein

the clock generator includes

10 a first unit that outputs a suppressing signal during a
period when logic levels of the control signals do not coincide; and
a second unit that generates the second clock, in
response to an end of the suppressing signal, depending on a third
clock.

15 4. The asynchronous data transmitting apparatus according to
claim 3, wherein

the first unit is an EXNOR circuit to which the control signals
transmitted through the second and third transmission lines are input,
and the EXNOR circuit outputs the suppressing signal, and

20 the second unit is an AND circuit to which the suppressing
signal and the third clock, and the AND circuit outputs the second clock.

5. The asynchronous data transmitting apparatus according to
claim 1, wherein

25 the control signal is the first clock.

6. The asynchronous data transmitting apparatus according to
claim 3, wherein

the first unit is a NAND circuit to which the control signal
5 transmitted through the second transmission line and an inversion of
the control signal transmitted through the third transmission line are
input, and the NAND circuit outputs the suppressing signal, and

the second unit is an AND circuit to which the suppressing
signal and the third clock, and the AND circuit outputs the second clock.

10

7. An asynchronous data transmitting apparatus, comprising:
a first transmission line having a first delay;
a second transmission line having a second delay smaller than
the first delay;

15 a third transmission line having a second delay larger than the
first delay;

a transmitter that includes

a first transmitting unit that transmits a data signal
through the first transmission line, depending on a first clock;

20 a second transmitting unit that transmits a control signal
through the second transmission line, depending on the first clock; and

a third transmitting unit that transmits the control signal
through the third transmission line, depending on the first clock; and

a receiver that includes

25 a data receiving unit that receives the data signal

through the first transmission line, depending on a second clock; and
a processing unit that generates an enable signal from
the control signals transmitted through the second and third
transmission line, and determines whether to read the data signal
5 received based on the enable signal, wherein a pulse of the second
clock is provided in a period from a first pulse-edge of the control signal
transmitted through the third transmission line to a second pulse-edge
subsequent to the first pulse edge, the second pulse-edge being of the
control signal transmitted through the second transmission line.

10

8. The asynchronous data transmitting apparatus according to
claim 7, wherein

the control signal has two binary levels which alternate in each
transmission cycle.

15

9. The asynchronous data transmitting apparatus according to
claim 7, wherein

the processing unit includes
a first unit that outputs a suppressing signal during a
20 period when logic levels of the control signals do not coincide; and
a second unit that generates the enable signal, in
response to an end of the suppressing signal, depending on the second
clock.

25

10. The asynchronous data transmitting apparatus according to
claim 9, wherein

the first unit is an EXNOR circuit to which the control signals
transmitted through the second and third transmission lines are input,
5 and the EXNOR circuit outputs the suppressing signal, and
the second unit is a flip flop to which the suppressing signal is
input depending on the second clock, and the flip flop circuit outputs the
enable signal.

10 11. The asynchronous data transmitting apparatus according to
claim 7, wherein

the control signal is the first clock.

12. An asynchronous data transmitting apparatus, comprising:
15 a first transmission line having a first delay;
a second transmission line having a second delay;
a transmitter that includes
a first transmitting unit that transmits a data signal
through the first transmission line, depending on a first clock; and
20 a second transmitting unit that transmits a control signal
through the second transmission line, depending on the first clock; and
a receiver that includes
a clock generator that generates a second clock from the
control signal transmitted through the second transmission line; and
25 a data receiving unit that receives the data signal

through the first transmission line, depending on the second clock.

13. The asynchronous data transmitting apparatus according to
claim 12, wherein

5 the control signal has two binary levels which alternate in each
transmission cycle.

14. The asynchronous data transmitting apparatus according to
claim 12, wherein

10 the control signal is the first clock.

15. The asynchronous data transmitting apparatus according to
claim 12, wherein

the clock generator includes

15 an inverter that inverts the control signal transmitted
through the second transmission line and outputs a suppressing signal;
and

an AND circuit to which the suppressing signal and a
third clock, wherein the AND circuit outputs the second clock.

20

16. The asynchronous data transmitting apparatus according to
claim 12, wherein

the clock generator includes

an AND circuit to which the control signal transmitted
25 through the second transmission line and a third clock, wherein the

AND circuit outputs the second clock.

17. The asynchronous data transmitting apparatus according to claim 12, wherein

5 the second delay is smaller than the first delay;

the clock generator generates the second clock from the control signal transmitted through the second transmission line and a delayed signal, wherein

the delayed signal is delayed by a predetermined delay
10 from a leading edge of the control signal, the predetermined delay is not less than a difference between the first delay and the second delay, and

a pulse of the second clock is provided in a period from a leading edge of the delayed signal to a leading edge of the control
15 signal transmitted through the second transmission line.

18. The asynchronous data transmitting apparatus according to claim 17, wherein

the clock generator includes

20 a delay unit that generates the delayed signal from the control signal transmitted through the second transmission line;

a NAND circuit to which the control signal transmitted through the second transmission line and an inversion of the delayed signal are input, wherein the NAND circuit outputs a suppressing signal;

25 and

an AND circuit to which the suppressing signal and a third clock, wherein the AND circuit outputs the second clock.

19. The asynchronous data transmitting apparatus according to
5 claim 12, wherein

the second delay is larger than the first delay;
the clock generator generates the second clock from the control signal transmitted through the second transmission line and a delayed signal, wherein

10 the delayed signal is delayed by a predetermined delay from a leading edge of the control signal, the predetermined delay is not more than a difference between the first delay and the second delay, and

15 a pulse of the second clock is provided in a period from a leading edge of the control signal transmitted through the second transmission line to a trailing edge of the delayed signal.

20. The asynchronous data transmitting apparatus according to
claim 19, wherein

20 the clock generator includes

a delay unit that generates the delayed signal from the control signal transmitted through the second transmission line;

25 an OR circuit to which the control signal transmitted through the second transmission line and the delayed signal are input, wherein the OR circuit outputs a suppressing signal; and

an AND circuit to which the suppressing signal and a third clock, wherein the AND circuit outputs the second clock.